



12 Nov 2024 | OAK RIDGE, TENNESSEE

Experimental Computing Laboratory (ExCL) Update – Nov 2024

PREPARED BY:

Jeffrey Vetter, Aaron Young,
Steve Moulton, Narasinga Rao Miniskar

PRESENTED BY: Mohammad Alaul Haque Monil

Advanced Computing Research Section



U.S. DEPARTMENT OF
ENERGY

ORNL IS MANAGED BY UT-BATTELLE LLC
FOR THE US DEPARTMENT OF ENERGY



FY24 Highlights

Testbed deployments

- AMD MI300A
- VCK190, U280 FPGAs
- NVIDIA H100, A100s
- Siemens EDA tools
- Embedded Systems

Users

- 60 active users
 - Incl non-ORNL
 - Incl International
- Multiple papers
- Many presentations

Operations


- Slurm-based distributed computing upgraded
- Documentation and help ticketing system
- Monthly user meetings
- Migration from Centos7 to Rocky9

ORNL Experimental Computing Laboratory

<https://excl.ornl.gov>

- Founded in 2004
- Provides low-level access to prototype computer architectures to encourage experimentation and prototyping of new hardware and software solutions.
- Not just testbeds, but experts and software environments to support this mode of operation.

ExCL Common Infrastructure



ExCL Technology Pillars




Per pillar expert collaboration

Testbed Highlights


- AMD Epyc servers with 128 cores (256 threads) and 1TB of RAM
- AMD MI100 GPU
- AMD Radeon RX 6800
- Achronix FPGA
- Groq AI Inference Accelerator
- IBM Summit Node with 2 POWER9 CPUs and 6 Volta GPUs
- Intel A770 Accelerator
- Intel ARC GPU
- PolarFire Icicle SoC with RISC-V and FPGA
- NVIDIA A100
- NVIDIA H100
- NVIDIA Bluefield 2 DPUS
- NVIDIA DGX Workstation (V100s)
- NVIDIA Jetson AGX Orin
- Qualcomm Snapdragon 855 SoCs
- RTP164 High-Performance Oscilloscope
- Keysight DC Power Analyzer
- Xilinx U250, U280, and U55C FPGAs
- Xilinx Zynq RFSoc 4x2
- Sensors
 - iniVation DVXplorer DVS Camera
 - Prophesee GenX320 and HD IMX636 DVS cameras
 - Ettus x410 Zynq US+, RFSoc-based, Software Defined Radios
 - LaBr3 and NaI(Tl) scintillation and SiPM-based detectors integrated with multichannel analyzers for gamma radiation spectroscopy

Accelerator Usage based on Login Count




Benchtop Systems

- Custom-built Host PC.
- Embedded FPGA Development Boards
 - Arty-A7 100T
 - Alchitry
 - Polarfire SoC Icicle Kit
 - VCK190
 - Neuromorphic Engine Controller Testbench
- Custom Project-specific PCB Boards
- FTP164 - 16 GHz Oscilloscope
- Keysight DC Power Analyzer
- Ethernet Controlled Power Switch
- Integrated and reservable via Slurm with helper shell functions to reserve boards.



Embedded FPGA testbench with multiple FPGA dev boards



Radiation detection testbench


Recent ExCL Papers and Presentation

- 8 Papers

Title	Conference	Authors	Publish Fiscal Year
IRIS-MEMFLOW: Data Flow Enabled Portable Memory Orchestration in IRIS Runtime for Diverse Heterogeneity	HPEC24: 28th Annual IEEE High Performance Extreme Computing Virtual Conference	M. A. H. Monil, Narasinga Rao Miniskar, Seyong Lee, Beau Johnston, Pedro Valero Lara, Aaron Young, Keita Teranishi, Jeffrey Vetter	
FFTX-IRIS: Towards Performance Portability and Heterogeneity for SPIRAL Generated Code	RSDHA 23: 3rd Workshop on Redefining Scalability for Diversely Heterogeneous Architectures at SC23: The International Conference for High Performance Computing, Networking, Storage, and Analysis	Sanil Rao, M. A. H. Monil, Het Mankad, Jeffrey Vetter, Franz Franchetti	2024
MatRIS: Addressing the Challenges for Portability and Heterogeneity Using Tasking for Matrix Decomposition (Cholesky)	WAMTA 24: Workshop on Asynchronous Many-Task Systems and Applications 2024	M. A. H. Monil, Narasinga Rao Miniskar, Pedro Valero Lara, Keita Teranishi, Jeffrey Vetter	2024
MatRIS: Multi-level Math Library Abstraction for Heterogeneity and Performance Portability using IRIS Runtime	2023 International Workshop on Performance, Portability & Productivity in HPC at SC23: The International Conference for High Performance Computing, Networking, Storage, and Analysis	M. A. H. Monil, Narasinga Rao Miniskar, Keita Teranishi, Jeffrey Vetter, Pedro Valero Lara	2024
IRIS Reimagined: Advancements in Intelligent Runtime System for Task-Based Programming	Workshop on Asynchronous Many-Task Systems and Applications 2024	Narasinga Rao Miniskar, Seyong Lee, Beau Johnston, Aaron Young, M. A. H. Monil, Pedro Valero Lara, Jeffrey Vetter	2024
Neuro-Spark: A Submicrosecond Spiking Neural Networks Architecture for In-Sensor Filtering	International Conference on Neuromorphic Systems (ICONS) 2024	Narasinga Rao Miniskar, Aaron Young, Kazi Asifuzzaman, Shruti Kulkarni, Prasanna Date, Alice Bean, Jeffrey Vetter	
Clacc: OpenACC for C/C++ in Clang		Joel Denny, Seyong Lee, Pedro Valero Lara, Marc Gonzalez Tallada, Keita Teranishi, Jeffrey Vetter	2024
Adrastea: An Efficient FPGA Design Environment for Heterogeneous Scientific Computing and Machine Learning	Smoky Mountains Computational Sciences and Engineering Conference (SMC)	Aaron Young, Narasinga Rao Miniskar, Frank Liu, Willem Blokland, Jeffrey Vetter	2023

Learn more about ExCL or Apply for Access

<https://excl.ornl.gov>



Welcome

Welcome to ExCL! We are excited to collaborate with users exploring emerging computing technologies.

The Experimental Computing Lab (ExCL) is a laboratory designed for computer science research. At a time where heterogeneity defines the path forward, this system offers heterogeneous resources that researchers can use in their work. The computational resources provided by ExCL comprise diverse technologies in terms of chips, memories, and storage. ExCL will also adapt to the ever-changing computing ecosystem and will incorporate the latest technology and make it available to its users.

The system will support full configurability of the software stack. Users will be able to provision bare metal nodes and network interconnects to meet their computational requirements.

The Experimental Computing Lab will offer a mix of exclusive access nodes and shared nodes where users will be able to carry out their research. It follows a novel design that allows a high degree of flexibility for users and administrators to accommodate a wide range of


Accessing ExCL

Thanks for your interest in ExCL. We provide access to researchers using the following criteria: 1/ the researcher can demonstrate a need for experimental computer science on ExCL resources, 2/ the researcher can show a sufficient level of competency with the **target resource** and **privilege level**, and 3/ ExCL staff has sufficient resources in terms of hardware and staff to satisfy the researcher's request.

To use ExCL, researchers need to have an approved project and an active account. The checklist below enumerates the steps for applying for access. We make project awards on at least a quarterly basis to industry, academia, laboratories, and others. Duration of projects is typically three or six months. Some systems have restrictions on access, such as the requirement for an NDA with the vendor, that we must navigate for each user, which may extend the time required for approval.

If you have questions or need assistance, please contact excl-help@ornl.gov.

<https://excl.ornl.gov/accessing-excl/>



<https://docs.excl.ornl.gov/>

Thanks

